Your position:Homepage > Products
PCI-e x4 双电口千兆单路bypass服务器网卡(基于Intel主控)
LREC9712HT-BP
Pci-e X4 Nic of the GIGABit bypass server
The LREC9712HT-BP is the first PCI Express dual-port GIGABit Ethernet BYPASS server adapter independently developed by Shenzhen Lianrui Electronics Co., Ltd. based on the Inetl I350 solution. The GIGABit Ethernet BYPASS server adapter supports normal, disconnected and off-line modes.
In normal mode, a port is an independent interface. In off-line mode, all packets received from one port are sent to adjacent ports. In off mode, the network adapter analog switch/router cable is disconnected.
In bypass mode, the Ethernet ports are disconnected from the system and switched to other ports. In this way, the Ethernet ports form a cross-connection loopback. Therefore, in off-line mode, all packets received from one port are sent to the adjacent port, and vice versa. This feature avoids the failure of the system and provides maximum network uptime.
In disconnected mode, the adapter simulates switch/router cable disconnection. In off mode, the switch/router does not detect connected nics.
Lrec9712ht-bp Gigabit dual-port BYPASS server network adapter includes a WDT(see dog Timer) controller. The adapter's software driver or software application can write commands to the card's WDT controller. It is an ideal solution for implementing multiple network segments, mission critical and high performance network applications on high performance servers.
Key features:
PCI Express Base 2.1 (5 GTs)
Each port has 8 send and 8 receive queues
Receiver extension (RSS) with up to 32 queues minimizes CPU utilization on multiprocessor systems
Support for PCI-SIG single-root I/O Virtualization revision 1.1.
Supports up to 8 virtual functions (VF)
Locally replicates the PCI configuration space
Each port supports eight VM device queues (VMDq).
Support for direct Advanced Cache Access (DCA)
Preboot execution environment (PXE) Flash interface support
Supports Intel I/O Acceleration 3.0.
The TSO interleaved access technology can reduce the delay
Minimize device I/O interruptions with MSI and MSI-X
UDP,TCP, and IP checksum partitioning
UDP and TCP Transmission Fragmentation (TSO)
SCTP receive and send checksum load allocation
The packet interrupt combination timer (packet timer) and absolute delay interrupt timer are used for sending and receiving work
Nway adaptive automatic detection and switching between 1Gbps full duplex and 100/10Mbps single or full duplex.
High-performance, reliable and low-power Intel i350 dual integrated MAC + PHY(media access controller and physical interface transceiver) and SERDES chip controllers
The data packet buffer capacity of each channel is very large, which can reduce CPU usage
Hardware accelerates tasks that can be split to host processors. The controller can carry TCP/UDP/IP checksum calculation and TCP segmentation tasks
Server-level reliability, availability, and performance features:
Link aggregation and load balancing
Priority Sorting - 802.1p layer 2 priority encoding
Virtual LAN - 802.1q VLAN tagging
Support for jumbo frames (9.5KB)
X Flow control
Multicast/broadcast packet replication
Support critical Product Data (VPD)
Link/activity/speed status LED indicator
BYPASS features:
Bypass/disconnect the Ethernet port when the power fails, the system hangs, or the software application hangs
Software programmable for off-line, disconnected or normal mode
Watch the dog Timer (WDT) controller on the board
Software programmable time interval
Software programmable WDT enables/disables counters
The software programmable bypass function was enabled or disabled
The software programmable disconnection function is enabled or disabled
Software programmable mode (bypass, normal or off mode) at startup
Software programmable mode (bypass, normal mode) shutdown
Each two ports are independently bridged
VisionChina All rights reserved Jing ICP B. No. 16034613